Shabir Ahmad ${ }^{1}$, Golam Sarowar ${ }^{2}$<br>Islamic University of Technology, Bangladesh

# Novel Modified Non-Isolated DC-DC Boost Converter Based on Voltage Lift Technique 


#### Abstract

In this paper, a novel DC-DC boost converter based on the voltage lift technique is manifested. It is firmly reasoned that, with a lesser number of elements, the proposed converter can yield analogously high voltage gain than that of the recently published DC-DC boost converters. The proposed converter is anticipated to provide higher efficiency due to its substantial voltage gain at a comparatively low duty cycle. Finally, to validate the acquired simulation results, a small-scale laboratory prototype is implemented and compared with the theoretical interpretation.

Streszczenie. Przedstawiono nowy przekształtnik DC-DC typu boost bazujący na technice voltage lift. Przy mniejszej liczbie elementów yen przekształtnik ma on lepsze parametry niż przekształtniki opisywane w literaturze. Skonstruowano I zbadano prototyp przekształtnika. Nowy typ przeksztaftnika DC-DC typu boost bazujący na technice voltage lift.


Keywords: DC-DC boost converter; Voltage Lift technique; Renewable Energy. Słowa kluczowe: przekształtnik DC-DC, przekształtnik typu boost.

## 1.Introduction

Advances in technology and sharp elevation in human living standards have caused significant augmentation in world energy demand over the last decade. To meet this growing energy demand employing the conventional power generation methods (using fossil fuels) induces adverse environmental effects, such as greenhouse effect, air pollution due to emission of SO 2 and Nitrogen oxides, etc. [1]. For years, researchers have demonstrated a substantial inclination towards the boundless other alternate energy sources such as fuel cells, wind energy, photovoltaic (PV) systems, and batteries that feature cleanliness and sustainability. However, energy resources such as principally photovoltaic cells and fuel cells yield significantly lower voltage levels (up to 50 V ). Therefore, high step-up DC-DC converters are greatly encouraged to boost up this low voltage for various applications [2-3]. Conventional nonisolated step-up PWM converters such as boost, buckboost, and SEPIC, etc., possess noticeable features in regards to its simplicity and cost-effectivity. Unfortunately, the gain of these converters is limited due to circuit parameters and operation at high duty cycles to attain high voltage gains, which in results reduces the converter efficiency to a paramount extent. Various voltage-boosting techniques have been elucidated in the literature to achieve augmented gain while operating at low duty cycles and improved efficiency [4-6].

Major voltage-boosting techniques that can be found in the literature are segregated into five categories, namely, Switched Capacitor (SC), voltage multiplier, switched inductor, and voltage lift (VL), magnetic coupling, and converters with multistage/-level structures. New power converter topologies with the inclusion of the above voltageboosting techniques are continuously being proposed and developed to meet the rising demand for power conversion applications [7]. Switched-capacitor can achieve highvoltage conversion gain [8-9]. However, these converters require several switches, which increases the complexity of the control strategies and associated driving circuitry. This converter topology also suffers from poor regulation, which results in pulsating input current. A number of voltage multiplier circuits are presented in the literature for high boost applications as they are easy to implement in any circuit [10-11]. However, a number of cells required for high gains also multiplies, which results in enhanced power loss, cost, and circuit size. The magnetic coupling-based boosting technique for isolated and non-isolated converters is consistently proposed [12-13]. Even though, these
converters have dominant boost ability; however, they suffer from obvious drawbacks. For instance, leakage inductance must be recycled to avoid significant voltage spikes. Furthermore, with the increment of turns ratio converter size also tends to increase. Multilevel DC-DC converters are suitable for high-power high-voltage applications [14-15]. Despite various noticeable advantages such as high-power density, modularity structure, and reliability, these converters also require a large number of components, high-priced and deteriorated efficiency, due to a higher number of stages.

Eventually, among the aforementioned voltageboosting techniques, voltage lift (VL) technique is a prestigious, relatively simple and amenable in many converters. This technique has been widely employed in the literature introduced by Luo (VL Luo converters) [16-17]. VL technique utilizes fundamental energy storage elements (inductors and capacitors) in conjunction with power semiconductor switches and diodes to boost the input voltage level to higher voltage levels. The energy storage elements transfer the low input energy (in steps) to the output capacitor with a much higher level because of its storage capabilities. High power density, greater efficiency, plain structure and cost-effectiveness, and small output voltage ripple as compared to the other techniques are the crucial features of this technique. Furthermore, the lack of additional switches that lead to the complexity of the control system of a DC-DC converter is a prominent outcome of this technique.

In this paper, a modified non-isolated structure of a conventional boost converter using a single switch is proposed to achieve a high voltage gain. The proposed converter possesses the capability of achieving high voltage gain at reasonably low duty cycle, which makes it more suitable for medium and high voltage applications, for instance, in DC microgrids. The converter can be used to interface various low power voltage sources like batteries, photovoltaic (PV) panels, and fuel cells into a common DC bus (380V) voltage. The extensive operation of the proposed converter is also analyzed both in CCM and DCM. The efficiency of the proposed converter is evaluated at different duty cycles and is illustrated graphically.

## 2.Structure of the proposed Converter

The proposed structure is elucidated in Fig 1 which is encompassed of three inductors, a single switch, four capacitors, and four diodes. The operation of the switch is controlled by a PWM technique with a switching frequency of 25 kHz . To simplify the analysis of the proposed
converter, few assumptions are made. i) To eradicate the inconsistent behavior of the converter, the steady-state operation of the converter is considered. ii) The voltage ripple for each capacitor is neglected due to a sufficiently large capacitor value; therefore, the capacitor's voltage in each switching period is identical. iii) The switch and diodes are considered ideal.


Fig 1. Structure Proposed converter.

### 2.1.Operation of the Proposed Converter in CCM

The key focus of this section is to elaborate the CCM operation of the proposed circuit performed in PSIM software extensively. Various waveforms are presented for capacitors, diodes, switch, and inductors, which incorporates both on-switching and off-switching states. Moreover, theoretically current and voltage relationships that signify the operation of the converter are also established. Fig 2(a) and (b) dictates equivalent circuits of the proposed converter during time $\mathrm{T}_{\text {on }}$ and $\mathrm{T}_{\text {off }}$ (grey color indicates off state of diodes).

During the on switching period, diodes, $D_{2}$ and $D_{3}$ are reverse biased and diode $D_{1}$ is forward biased. In this state, supply voltage $V_{1}$ is providing energy to the inductor $L_{1}$ and hence its current value is linearly increased from its minimum value $I_{L V 1}$ to its peak value $I_{L P 1}$ as illustrated in Fig 3(a). In the meanwhile, Capacitor $C_{2}$ is discharged through the inductor $L_{2}$ by releasing its stored energy. The voltage of the Capacitor $C_{2}$ is dropped to the lowest value $V_{C V 2}$ Fig 3(b). and inductor $L_{2}$ current is raised from the lowest value $I_{L V 2}$ to its highest value $I_{L P 2}$. Also, the capacitor $C_{1}$ is discharged through the inductor $L_{3}$ and capacitor $C_{3}$ As a result, capacitor $C_{1}$ voltage is dropped to the lowest value $v_{C V 1}$ and current in the inductor $L_{3}$ is augmented from its minimum value $I_{L V 3}$ to its maximum value $I_{L P 3}$ Fig 3 (c), while the voltage of the capacitor $C_{3}$ is raised from its minimum value $V_{C V 3}$ to its maximum value $V_{C P 3}$ as shown in Fig 3(d). During on-period, the load is isolated from rest of the circuit as $D_{4}$ is reverse biased, capacitor $C_{4}$ is providing energy to the load and its voltage is dropped from its maximum value $V_{C P 4}$ to the lowest value $V_{\text {CV4 }}$.

During the off-switching period, diodes $\boldsymbol{D}_{2}, \boldsymbol{D}_{3}$ and $\boldsymbol{D}_{4}$ are forward biased and diode $D_{1}$ is reverse biased.Inductor $L_{1}$ is providing energy to Capacitor $\boldsymbol{C}_{2}$ by losing its stored energy and capacitor's $\boldsymbol{C}_{2}$ voltage is raised from the lowest value $V_{C V 2}$ to maximum value $V_{C P 2}$, while current in the inductor is dropped to a minimum value $I_{L V_{1}}$. Also inductor $L_{2}$ is supplying energy to a capacitor $\boldsymbol{C}_{1}$ by liberating its stored energy and voltage of $\boldsymbol{C}_{2}$ is raised to a peak value of $V_{C P 1}$ thereby the current in the inductor $L_{2}$ is dropped to $I_{\text {Lv2 }}$ Inductor $L_{3}$ and capacitor $\boldsymbol{C}_{3}$ both are supplying energy to the capacitor $\boldsymbol{C}_{4}$ and load. Current in inductor $\boldsymbol{L}_{3}$ is reduced to $\boldsymbol{I}_{\text {LV3 }}$ while the voltage of the capacitor $\boldsymbol{C}_{3}$ is dropped to $V_{\text {CV3 }}$ and voltage of the capacitor $C_{4}$ is raised to a peak value of $V_{\text {CP4 }}$. The voltage and current waveforms of the diodes in CCM are shown in Fig 4.


Fig 2. Proposed converter (a) during the on-switching period; (b) during the off- switching period.

b)
c)


Fig 3. The current and voltage waveforms in CCM for; (a) inductors $L_{1}, L_{2}$; (b) Capacitors $C_{1}, C_{2}$; (c) inductor $L_{3}$; (d) Capacitors $C_{3}, C_{4}$.


Fig 4. The current and voltage waveforms in CCM for; (a) Diodes $\mathrm{D}_{1}, \mathrm{D}_{2}$; (b) Diodes $\mathrm{D}_{3}, \mathrm{D}_{4}$.

Voltage and current equations of inductors in CCM: When the switch is on, inductors $L_{1}, L_{2}$ and $L_{3}$ voltages, and currents are obtained as:
(1)

$$
\left\{\begin{array}{l}
v_{L 1,1}=V_{i}=L_{1} \frac{d i_{L 1,1}}{d t}=\frac{\Delta i_{L 1,1}}{T_{o n}}, i_{L 1,1}=\frac{V_{i}}{L_{1}} t+I_{L V 1} \\
v_{L 2,1}=L_{2} \frac{d i_{L 2,1}}{d t}=v_{C 2,1}=\frac{V_{i}}{(1-D)}, i_{L 2,1}=\frac{v_{C 2,1}}{L_{2}} t+I_{L V 2} \\
v_{\mathrm{L} 3,1}=L_{3} \frac{d i_{L 3,1}}{d t}=v_{\mathrm{LL}, 1}+v_{\mathrm{C}, 1}-v_{\mathrm{C} 3,1}, i_{L 3,1}=\frac{\left(v_{\mathrm{L} 1,1}+v_{\mathrm{Cl}, 1}-v_{\mathrm{C} 3,1}\right)}{L_{3}} t+I_{L V 3}
\end{array}\right.
$$

In the time interval of $T_{\text {off }}$, inductors $L_{1}, L_{2}$ and $L_{3}$ voltages and currents are as follow:
(2)

$$
\left\{\begin{array}{l}
v_{L 1,2}=V_{i}-v_{C 2,2}=L_{1} \frac{d i_{L 1,2}}{d t}=-\frac{\Delta i_{L 1}}{T_{o f f}} ; i_{L 1,2}=-\frac{\left(V_{i}-v_{C 2,2}\right)}{L_{1}} t+I_{L P 1} \\
v_{L 2,2}=v_{C 3,2}+v_{C 2,2}-V_{0}=L_{2} \frac{d i_{L 2,2}}{d t} ; i_{L 2,2}=-\frac{\left(v_{C 3,2}+v_{C 2,2}-V_{0}\right)}{L_{2}} t+I_{L P 2} \\
v_{L 3,2}=L_{3} \frac{d i_{L 3,2}}{d t}=-v_{C 3,2} ; i_{L 3,2}=\frac{v_{C 3,2}}{L_{3}} t+I_{L P 3}
\end{array}\right.
$$

Voltage and current equations of capacitors in CCM: By using inductor volt-sec balance rule forinductors $L_{1}, L_{2}$ and $L_{3}$ and applying KCL (Fig 2(a) and (b)), Capacitors $C_{1}$, $C_{2}, C_{3}$, and $C_{4}$ voltages and currents can be earned as:
(3)

$$
\left\{\begin{array}{l}
v_{\mathrm{C} 1,1}=v_{\mathrm{C} 1,2}=v_{\mathrm{C} 1}=\frac{V_{i}\left(2 D-D^{2}\right)}{(1-D)^{2}} ; I_{C 1,1}=I_{L 3,1}, I_{C 1,2}=I_{L 3,2}+I_{C 3,2}-I_{L 2,2} \\
v_{C 2,1}=v_{C 2,2}=v_{C 2}=\frac{V_{i}}{(1-D)} ; I_{C 2,1}=I_{L 2,1}, I_{C 2,2}=I_{L 3,2}-I_{L 1,2} \\
v_{C 3,1}=v_{\mathrm{C} 3,2}=v_{\mathrm{C} 3}=V_{0}-\frac{V_{\mathrm{i}}}{(1-D)^{2}} ; I_{C 3,1}=-I_{L 3,1}, I_{C 3,2}=I_{L 2,2}+I_{C 1,2}-I_{L 3,2} \\
v_{C 4,1}=v_{C 4,2}=v_{C 4}=V_{0}=\frac{(1+D)}{(1-D)^{2}} V_{i} ; I_{C 4,1}=-I_{0}, I_{C 4,2}=I_{L 3,2}+I_{C 3,2}-I_{0}
\end{array}\right.
$$

Voltage and current equations of Diodes in CCM:
During $T_{\text {on }}$ and $T_{\text {off }}$, Diodes voltages and currents can be written as:

$$
\left\{\begin{array}{l}
V_{D 1}=-\left(V_{C 1}+V_{L 1,1}\right), I_{D 1}=i_{L 1,1}  \tag{4}\\
V_{D 2}=V_{i n}-V_{L 1,2}-V_{C 2}, I_{D 2}=i_{L 1,2} \\
V_{D 3}=-\left(V_{L 3,2}+V_{C 3}\right), I_{D 3}=i_{L 3,2}-i_{C 1,2} \\
V_{D 4}=V_{C 3}-V_{C 4}, I_{D 4}=i_{C 3,2}+i_{L 3,2}
\end{array}\right.
$$

Voltage gain and current ratio of the proposed converter in CCM:
With an assumption of a lossless converter, voltage gain and current ratio are deducted as:

$$
\begin{align*}
& \left\{\frac{V_{0}}{V_{i}}=\frac{(1+D)}{(1-D)^{2}}\right.  \tag{5}\\
& \left\{\frac{I_{0}}{I_{i}}=\frac{(1-D)^{2}}{(1+D)}\right. \tag{6}
\end{align*}
$$



Fig 5. Proposed Converter during discontinuous inductor current $\left(\mathrm{t}_{2}-\mathrm{t}_{3}\right)$.

### 2.2.Operation of the proposed high step-up converter in

 DCM:In this section operation of the proposed converter in DCM is extensively analyzed. Various modes of operation are enlightened, and key waveforms are illustrated in DCM operation. The proposed converter has three modes of operation during DCM. The equivalent circuits during DCM
operation are shown in Figs. 2 and 5. The characteristic waveforms during DCM are also demonstrated in Figs (6-8).

## Mode I:

When the switch is on, i.e., at the time ( $\mathrm{t}_{0}-\mathrm{t}_{1}$ ), diodes $\mathrm{D}_{2}$ ,$D_{3}$ and $D_{4}$ are reverse biased and diode $D_{1}$ is forward biased as shown in Fig 2(a). Input voltage $\mathrm{V}_{i}$ provides energy to the inductor $L_{1}$ and its current is increased to a maximum value $\mathrm{l}_{\text {LP1 }}$ (Fig 6(a)). Also, capacitor $\mathrm{C}_{2}$ is discharged through the inductor $L_{2}$ and its voltage is dropped to the lowest value $\mathrm{V}_{\mathrm{cv} 2}$ (Fig 7(a)). This energy is stored by the inductor $L_{2}$ and its current is raised from the lowest value $\mathrm{I}_{\mathrm{LV} 2}$ to its highest value $\mathrm{I}_{\mathrm{LP} 2}$. In the meanwhile, capacitor $C_{1}$ is supplying energy to the inductor $L_{3}$ and capacitor $C_{3}$ and current of the inductor $L_{3}$ is raised to its maximum value $\mathrm{I}_{\text {LP3 }}$ (Fig 6(b)) while the voltage of the capacitor $\mathrm{C}_{3}$ reaches to the highest value $\mathrm{V}_{\mathrm{CP}}$ (Fig 7(b)). During this time interval, the voltage of the capacitor $\mathrm{C}_{1}$ is dropped to its minimum value $\mathrm{V}_{\mathrm{cv} 1}$. Since diode $\mathrm{D}_{3}$ is reverse biased, capacitor $C_{4}$ is providing energy to the load and its voltage is dropped to its lowest value $\mathrm{V}_{\mathrm{cv}}$.

## Mode II:

During the off-switching period at a time ( $\mathrm{t}_{1}-\mathrm{t}_{2}$ ), diode $D_{1}$ is reverse biased and diodes $D_{2}, D_{3}$ and $D_{4}$ are forward biased as illustrated in Fig 2(b). Inductor $L_{1}$ is supplying energy to the capacitor $C_{2}$ and its current falls to zero at the end of time interval $\left(t_{1}-t_{2}\right)$ as shown in Fig 7(a), while the voltage of the capacitor $C_{2}$ is increased to its maximum value $\mathrm{V}_{\mathrm{CP} 2}$. Also, inductor $L_{2}$ current falls to zero at the end of time interval ( $\mathrm{t}_{1}-\mathrm{t}_{2}$ ) Fig 6(a), providing energy to the capacitor $\mathrm{C}_{1}$ thus its voltage is increased to the highest value $\mathrm{V}_{\mathrm{CP} 1}$. During this time, inductor $L_{3}$ and capacitor $C_{3}$ both are supplying energy to the capacitor $C_{4}$ and load and thus the voltage of the capacitor $C_{4}$ is reached to a peak value $\mathrm{V}_{\text {CP4 }}$ (Fig7(b)) Current in inductor $L_{3}$ is reduced to zero while the voltage of the capacitor $C_{3}$ is dropped to the lowest value $\mathrm{V}_{\mathrm{CV} 3}$ at the end of the time interval ( $\mathrm{t}_{1}-\mathrm{t}_{2}$ ).

## Mode III:

At the time ( $\mathrm{t}_{2}-\mathrm{t}_{3}$ ), all the four diodes are reverse biased (Fig 5), and current in the three inductors reaches zero as illustrated in Fig 6. Voltage of capacitors $C_{1}$ and $C_{2}$ is maintained at peak values $V_{C P 1}$ and $V_{C P 2}$ respectively as capacitor's $C_{1}$ and $C_{2}$ current is zero during this time interval. Also the voltage of the capacitor $C_{3}$ remains at the lowest value $V_{C V 3}$ during the time $\left(\mathrm{t}_{2}-\mathrm{t}_{3}\right)$ as a capacitor $C_{3}$ current is zero. Capacitor $C_{4}$ continues to supply energy to the load by releasing its stored energy. Voltage of capacitor $C_{4}$ is reduced to the minimum value $V_{C V 4}$ at the end of the time interval $\left(\mathrm{t}_{2}-\mathrm{t}_{3}\right)$. The currents and voltages of all the four diodes during DCM is demonstrated in Fig 8.

Voltage equations of inductors and Capacitors in DCM (at $t$ $=D T$ and $t=D^{\prime} T$ ):
(7)

$$
\left\{\begin{array}{l}
v_{L 1,1}^{\prime}=V_{i}, v_{L 1,2}^{\prime}=V_{i}-v_{C 2,2}^{\prime}, v_{C 1,1}^{\prime}=v_{C 1,2}^{\prime}=v_{C 1}^{\prime}=\frac{V_{i}\left(D+D^{\prime}\right) D+D D^{\prime}}{\left(D^{\prime}\right)^{2}} \\
v_{L 2,1}^{\prime}=v_{C 2,1}^{\prime}, v_{L 2,2}^{\prime}=\left(v_{C 3,2}^{\prime}+v_{C 2,2}^{\prime}-V_{0}^{\prime}\right), v_{C 2,1}^{\prime}=v_{C 2,2}^{\prime}=v_{C 2}^{\prime}=\frac{V_{i}\left(D+D^{\prime}\right)}{D^{\prime}} \\
v_{L 3,1}^{\prime}=v_{L 1,1}^{\prime}+v_{C 1,1}^{\prime}-v_{C 3,1}^{\prime}, v_{L 3,2}^{\prime}=-v_{C 3,2}^{\prime}, v_{C 3,1}^{\prime}=v_{C 3,2}^{\prime}=v_{C 3}^{\prime}=V_{0}-\frac{V_{i}\left(D+D^{\prime}\right)^{2}}{\left(D^{\prime}\right)^{2}}
\end{array}\right.
$$

And the gain in DCM is calculated as,

$$
\begin{equation*}
\frac{V_{0}}{V_{i}}=\frac{\left(D+D^{\prime}\right)^{2}+D^{2}+D D^{\prime}}{D^{\prime 2}} \tag{8}
\end{equation*}
$$

where the time intervals $D T$ and $D^{\prime} T$ are $\frac{t_{0}-t_{1}}{T}$ and $\frac{t_{1}-t_{3}}{T}$.


Fig 6. The current and voltage waveforms in DCM for; (a) inductors $L_{1}, L_{2} ;(\mathrm{b})$ inductor $L_{3}$.


Fig 7. The current and voltage waveforms in DCM for; (a) Capacitors $C_{1}, C_{2}$; (b) Capacitors $C_{3}, C_{4}$.


Fig 8. The current and voltage waveforms in DCM for ;( a) Diodes $D_{1}$ and $D_{2}$; (b) Diodes $D_{3} D_{4}$.

### 2.3.Calculation of critical Inductance:

The critical inductance dictates the boundary between the modes of converter operation. At boundary conditions, the inductor current reaches zero, and this occurs at a critical value of inductor(s). In the proposed structure, three inductors are used; therefore, three critical values for $L_{1}$ $\left(L_{C 1}\right), L_{2}\left(L_{C 2}\right)$, and $L_{3}\left(L_{C 3}\right)$ need to be calculated. In finding the critical values, the following equation has to be satisfied.

$$
\begin{equation*}
I_{L V 1}+I_{L V 2}+I_{L V 3}=0 \tag{9}
\end{equation*}
$$

where $I_{L V 1}, I_{L V 2}$, and $I_{L V 3}$ are the minimum values of the three inductors and must be zero.

By using charge balance rule for capacitors and applying boundary conditions, critical values of inductors can be extracted as:

$$
\left\{\begin{array}{l}
L_{C 1}=L_{2}(1-D)^{2}  \tag{10}\\
L_{C 2}=\frac{1}{\left[\frac{D}{V_{i} L_{3}}\left\{\frac{2 V_{i}-V_{0}(1-D)^{2}}{(1-D)^{2} D^{2}}\right\}+\frac{2 I_{0} f}{D V_{i}}\right]} \\
L_{C 3}=\frac{1}{2 I_{0} f}\left[\frac{V_{i}\left(D^{2}+2 D-1\right)-V_{0}(1-D)^{2} D^{2}+V_{0}(1-D)^{4}}{(1-D)^{2}}\right]
\end{array}\right.
$$

Therefore, the converter operates in CCM when $L_{1}>L_{C 1}, L_{2}>L_{C 2}$, and $L_{3}>L_{C 3}$ while operates in DCM when $L_{1}<L_{C 1}, L_{2}<L_{C 2}$ and $L_{3}<L_{C 3}$. At boundary conditions, i.e., when $L_{1}=L_{C 1}, L_{2}=L_{C 2}$ and $L_{3}=L_{C 3}$ the converter operates in critical mode.

### 2.4.RMS calculation and efficiency analysis:

The RMS values of all the passive elements and semiconductor devices are determined, and the efficiency of the converter is calculated based on these values.
For the calculation of RMS values, the ripple in inductor currents and capacitor voltages are ignored. RMS values of Diodes, Capacitors, and Switch current are given as:
(11)

$$
\left\{\begin{array}{l}
I_{D 1, m s}=\frac{I_{0}(1+D)}{(1-D)^{2}} \sqrt{D}, I_{C l, m s s}=I_{0} \sqrt{\frac{D}{(1-D)}} \\
I_{D 2, m s}=\frac{I_{0}(1+D)}{(1-D)^{2}} \sqrt{(1-D)}, I_{C 2, r m s}=\frac{I_{0}(1+D)}{(1-D)^{2}} \sqrt{D(1-D)} \\
I_{D D, r m s}=I_{D 4, m s}=\frac{I_{0}}{\sqrt{(1-D)}}, I_{C 3, m s}=I_{C 3, m s}=I_{0} \sqrt{\frac{D}{(1-D)}} \\
I_{S, r m s}=\frac{I_{0}(1+D)(2-D)}{(1-D)^{2}} \sqrt{D}
\end{array}\right.
$$

For efficiency analysis, parasitic resistances of inductors, capacitors, diodes, and switches are taken into consideration. The parasitic on-state resistance of MOSFET is represented by $r_{S}$. Parasitic resistances of inductors and capacitors are represented by ( $r_{L 1}, r_{L 2}, r_{L 3}$ )and $\left(r_{C 1}, r_{C 2}, r_{C 3}\right)$, respectively. Forward voltage and parasitic resistances of diodes is represented by $V_{F}$ and $\left(r_{D 1}, r_{D 2}, r_{D 3}, r_{D 4}\right)$, respectively. Losses due to inductors, capacitors, diodes, and switch are calculated as:
(12)

$$
\left\{\begin{array}{l}
P_{L, \text { loss }}=I_{L 1}{ }^{2} r_{L 1}+I_{L 2}{ }^{2} r_{L 2}+I_{L 3}{ }^{2} r_{L 3} \\
P_{C, \text { loss }}=I_{C 1, r m s}{ }^{2} r_{C 1}+I_{C 2, r m s}{ }^{2} r_{C 3}+I_{C 3, r m s}{ }^{2} r_{C 3}+I_{C 4, r m s}{ }^{2} r_{C 4} \\
P_{D 1, \text { loss }}=I_{D 1, \text { rms }}{ }^{2} r_{D 1}+V_{F} I_{D 1, \text { avg }}, P_{D 2, \text { loss }}=I_{D 2, r m s}{ }^{2} r_{D 2}+V_{F} I_{D 2, \text { avg }}, \\
P_{D 3, \text { loss }}=I_{D 3, r m s}{ }^{2} r_{D 3}+V_{F} I_{D 3, \text { avg }}, P_{D 4, \text { loss }}=I_{D 4, r m s}{ }^{2} r_{D 4}+V_{F} I_{D 4, \text { vvg }} \\
P_{S, \text { loss }}=I_{S, r m s}{ }^{2} r_{S}, P_{\text {Switch }}=\frac{1}{2} \frac{\left(t_{r}+t_{f}\right)}{T} I_{S, \text { avg }} V_{S}+\frac{1}{2} \frac{C_{\text {oss }}}{T} V_{S}{ }^{2}
\end{array}\right.
$$

3.The comparison analysis between the proposed converter and other high gain converters:

In this section, The performance of the proposed converter is compared with the converters mentioned in Table 1 in terms of voltage gain, the number of elements, and current stress on the power semiconductor switch(s).

The proposed converter has a prominent performance, particularly when the high gain is required. To achieve high voltage gain, the above-mentioned converters have to operate at extremely high duty cycle, which results in degradation of the system efficiency and increases stress on circuit elements. The comprehensive comparative analysis is inspected in Table1 to avow the noteworthy significance of the converter proposed in the study. The voltage gain of the proposed converter at $D \geq 0.6$ is higher in comparison with the converters mentioned above. The curve of voltage gain variation of the proposed converter and other converters with D at CCM operation is shown in Fig 9(b). Converters presented in [18] and [19] have a higher number of elements (13 and 14) with additional switch than the proposed converter (12). Moreover, the voltage gain calculated in [20] possesses negative value, which coerces to implement additional circuitry to avail positive voltage. Even though the proposed converter and previously proposed converters in [21], [22], [23], [24] have the same number of elements but the author in [21] have adopted two switches which in results increase the complexity of the system and reduce the cost-effectivity. The converter presented in [22] can achieve high voltage gain by increasing the turns ratio of the coupled inductor. However, the enhancement in turn ratio provides an increment in size and cost. Converters presented in [23] and [24] are less competent in achieving high voltage gain at low duty cycles. The gain of these converters is limited due to the operation at extreme duty ratios when high voltage gain is required.

Table 1. Comparison summary between the proposed converter and other high gain converters.

|  | Propo <br> -sed <br> con- <br> verter | Con- <br> verter <br> in <br> $[18]$ | Con- <br> verter <br> in <br> $[19]$ | Con- <br> verter <br> in <br> $[20]$ | Con- <br> verter <br> in[21] | Con- <br> verter <br> in[22] | Con- <br> verter <br> in <br> $[23]$ | con- <br> verter <br> in[24] |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Swi- <br> tches | 01 | 02 | 02 | 02 | 01 | 01 | 01 | 01 |
| Indu- <br> ctors | 03 | 03 | 05 | 03 | 05 | 04 | 06 | 03 |
| Ca- <br> paci- <br> tors | 04 | 03 | 02 | 03 | 01 | 02 | 04 | 03 |
| Dio- <br> des | 04 | 05 | 05 | 04 | 05 | 05 | 03 | 05 |
| Total <br> count | 12 | 13 | 14 | 12 | 12 | 12 | 14 | 12 |
| Volta <br> ge <br> Gain | $\frac{(1+D)}{(1-D)^{2}}$ | $\frac{n}{D(1-D)}$ | $\frac{-5}{(1-D)}$ | $\frac{2}{D(1-D)}$ | $\frac{2+n(2-D)}{(1-D)}$ | $\frac{4}{(1-D)}$ | $\frac{3 D}{(1-D)}$ | $\frac{(1+D)^{2}}{(1-D)}$ |

Table 2. Switch current comparison between the proposed converter and other high gain converters

|  | Switch(s) RMS Current(A) | Duty | Outp <br> ut (V) | Inp ut (V) | Load resistor ( $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propo sed | $I_{\text {s,nms }}=I_{0}\left(\frac{1+D)}{(1-D)^{2}}-1+\frac{(1+D)}{(1-D)} \sqrt{D}\right.$ | 0.7 | 294 | 12 | 200 |
| [18] | $I_{s, r \text { ms }}=\frac{2 \sqrt{D} I_{0}}{(1-D)}$ | 0.91 | 294 | 12 | 200 |
| [19] | $I_{\text {st,ms }}=2 I_{0}\left[\frac{1}{D(1-D)}+1\right] \sqrt{D}$ | 0.91 | 294 | 12 | 200 |
| [21] | $I_{\text {s,mss }}=\frac{3 I_{0} \sqrt{D}}{(1-D)}$ | 0.83 | 294 | 12 | 200 |
| [23] | $I_{s, m s}=\sqrt{D}\left[\frac{2+2 D(2-D)}{D(1-D)}\right] I_{0}$ | 0.89 | 294 | 12 | 200 |

Table 2 indicates that the current stress on the active switch of the proposed converter is less compared with other converters to achieve the same output voltage (294V) for the same input (12V). Fig 9(a) demonstrates the comparison of current stress on the main switch between
the proposed and other converters. From the above discussion, it is concluded that the proposed converter has comparatively lesser current stress while operating at a reasonably low duty cycle. Also, the proposed converter uses a single switch and either equal or less the number of elements compared with other converters and avoid transformer or coupled inductor to achieve high voltage transfer gain.


Fig 9. Comparison between the proposed converter and other converters; (a) Current stress; (b) Voltage gain.

## 4.Results and Discussion:

In this section, the results obtained from laboratory prototype and simulations are provided to acquire their validations acutely. Power loss in each converter element is computed, and the converter's efficiency is analyzed at various duty cycles. Parameters used in simulation and experimental prototype are provided in Table 5. The experimental prototype of the proposed converter is illustrated in Fig 10.


Fig 10. Experimental Prototype of the proposed converter.

## Critical inductance:

For the parameter values provided in Table 5, Critical inductor values $L_{C 1}, L_{C 2}$, and $L_{C 3}$ are calculated as $666 \mu \mathrm{H}$, $111 \mu \mathrm{H}$, and $27.4 \mu \mathrm{H}$, respectively. After incorporating these
values, the converter operates in critical mode and current in the inductors $L_{1}, L_{2}$, and $L_{3}$ reaches zero.

## Simulation and Experimental Results for CCM:

Considering $\mathrm{L}_{1}=8 \mathrm{mH}, \mathrm{L}_{2}=5 \mathrm{mH}$ and $\mathrm{L}_{3}=8 \mathrm{mH}$, as given in Table 5, the converter operates in CCM and the simulation results are illustrated in Figs. 3 and 4. During time $T_{\text {on }}$, inductor $L_{1}$ voltage reaches to 9.8 V , which is desirably consistent with the theoretical analysis presented in equation (1). While at $T_{\text {off, }}$ inductor $L_{1}$ voltage drops to 11.9 V , which is also in accordance with the theoretical expression provided in equation (2). Similarly, at the end of the on-switching period, inductor $L_{2}$ and inductor $L_{3}$ acquired respective voltages 13 V and 13.3 V demonstrate significant consistency with theoretical results shown in equation (1). At the end of the off-switching period, the acquired voltages (-20 V and -20 V ) depict prominent consistency with the results obtained from equation (2). Similarly, capacitors $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ the respective attained voltages such as 21.2 V , 20 V , and 13.3 V provide the necessary validation against equation (3). Moreover, the obtained voltages (-13.3V, $20 \mathrm{~V},-33.1 \mathrm{~V}$, and -33.4 V ) of all the four diodes dictate the required confirmation for equation (4). Switch current at $\mathrm{t}=\mathrm{t}_{\text {on }}$ reaches 1.7 A , which follows equation(10). Furthermore, it is quite obvious from Figs. 6(a)and (b) that the variation of inductors currents having peak values 0.92 $\mathrm{A}, 0.58 \mathrm{~A}$, and 0.26 A , respectively are also following theoretical expression given in equation (1) and finally all the capacitor and diode currents shown in Figs. 3 and 4 provide the validity for equation (4).

The experimental results are provided at 25 kHz switching frequency with a $40 \%$ duty cycle to demonstrate the operation of the proposed converter in CCM. Experimental waveforms of inductors, diodes, capacitors, and switch voltage are provided in Figs. 11 and 12. Summary of comparison results of simulation and experiment is presented in Table 4. It can be seen that the experimental results reaffirm the simulation results at the expense of trivial differences due to the influence of parasitic elements and components available in the laboratory. The converter specification with the inclusion of parasitic elements is also shown in Table 5. The losses in each component at $D=30 \%, 40 \%$, and $50 \%$ are listed in Table 3, which elucidates the significant losses occur in the diodes and inductors. The losses can be minimized by the selection of proper diode with low forward voltage drop and fine quality inductor core.

Table 3. Power loss in converter components and efficiency

|  | Swit <br> ch | Diode <br> s | Inducto <br> rs | Capacito <br> rs | Efficien <br> cy (\%) | Dut <br> y <br> (\%) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Loss <br> (W) | 0.9 | 1.25 | 1.14 | 0.15 | 83 | 50 |
|  | 0.11 | 0.57 | 0.27 | 0.03 | 90 | 40 |
|  | 0.03 | 0.41 | 0.09 | 0.014 | 92 | 30 |

Table 4. Comparison of simulation and experimental results of the proposed converter in CCM.

| Parameters | Simulation $(D=40 \%, V i=12 \mathrm{~V})$ | Experiment $(\mathrm{D}=40 \%, \mathrm{Vi}=12 \mathrm{~V})$ |
| :---: | :---: | :---: |
| $V_{0}$ | 46 V | 42.1V |
| $V_{L 1}, V_{L 2}, V_{L 3}$ | $9.8 \mathrm{~V}, 16 \mathrm{~V}, 16 \mathrm{~V}$ | $\begin{aligned} & 11.5 \mathrm{~V}, 17.3 \mathrm{~V}, \\ & 17.5 \mathrm{~V} \end{aligned}$ |
| $V_{C 1}, V_{C 2}, V_{C 3}$ | 21V, 20V, 13V | $\begin{aligned} & 18.5 \mathrm{~V}, 18.2 \mathrm{~V}, \\ & 11.4 \mathrm{~V} \end{aligned}$ |
| $V_{D 1}, V_{D 2}, V_{D 3}, V_{D 4}$ | $\begin{aligned} & 10 \mathrm{~V}, 12 \mathrm{~V}, 21 \mathrm{~V}, \\ & 21 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 9.1 \mathrm{~V}, 11.4 \mathrm{~V}, 21 \mathrm{~V}, \\ & 21.5 \mathrm{~V} \end{aligned}$ |
| $V_{S}$ | 25 V | 25 V |
| $I_{L 1}, l_{L 2}, I_{L 3}$ | $\begin{aligned} & \text { 0.97A, 0.57A, } \\ & 0.25 \mathrm{~A} \end{aligned}$ | 0.89A, 0.48A, 0.2A |
| $I_{D 1}, I_{D 2}, I_{D 3}, I_{D 4}$ | $\begin{aligned} & 0.61 \mathrm{~A}, 0.74 \mathrm{~A}, \\ & 0.39 \mathrm{~A}, 0.37 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 0.5 \mathrm{~A}, 0.44 \mathrm{~A}, \\ & 0.21 \mathrm{~A}, 0.2 \mathrm{~A} \end{aligned}$ |
| $I_{S}$ | 1.1A | 0.92A |



Fig 11. Experimental waveforms in CCM for; (a) inductor $L_{1}$; (b) inductor $L_{2}$; (c) inductor $L_{3}$; (d) Output;(e) Capacitor $C_{1} ;(\mathrm{f})$ Capacitor $C_{2}$; (g) Capacitor $C_{3}$.


Fig 12. Experimental waveforms in CCM for; (a) Diode $D_{1}$; (b) Diode $\mathrm{D}_{2}$; (c) Diode $\mathrm{D}_{3}$; (d) Diode $\mathrm{D}_{4} ;(\mathrm{e})$ Switch voltage.

Table 5. Proposed Converter specification

| Parameter | CCM | DCM |
| :---: | :---: | :---: |
| R | $200 \Omega$ | $200 \Omega$ |
| $L_{1}, L_{2}, L_{3}$ | $8 \mathrm{mH}, 5 \mathrm{mH}, 4.5 \mathrm{mH} ; r_{L 1}=0.3$ $\Omega, r_{L 2}=r_{L 3}=0.2 \Omega$ | $500 \mu \mathrm{H}, 30 \mu \mathrm{H}, 15 \mu \mathrm{H}$ |
| $\mathrm{C}_{1}, \mathrm{C}_{2}$ | $8 \mathrm{uF}, 8 \mathrm{uF} ; r_{C 1}=r_{C 2}=0.2 \Omega$ | 8uF, 8uF |
| $\mathrm{C}_{3}, \mathrm{C}_{4}$ | 220uf, 220uF; $r_{C 3}=r_{C 4}=0.3 \Omega$ | 220uf, 220uF |
| Diodes | $\begin{aligned} & \text { MUR3060PT; } V_{F}=0.8 \mathrm{~V} ; r_{D}= \\ & 0.1 \Omega \end{aligned}$ | $\begin{aligned} & \text { MUR3060PT; } V_{F}= \\ & 0.8 \mathrm{~V} ; r_{D}=0.1 \Omega \end{aligned}$ |
| Switch | IRF460Z; $r_{s}=0.22 \Omega ; t_{r}=$ $21 \mathrm{~ns} ; t_{f}=21 \mathrm{~ns} ; C_{o s s}=21 \mathrm{pF}$; $Q_{r r}=5 \mu \mathrm{C}$ | $\begin{aligned} & \text { IRF460Z; } r_{s}= \\ & 0.22 \Omega ; t_{r}=21 \mathrm{~ns} ; t_{f} \\ & =21 \mathrm{~ns} ; C_{o s s}= \\ & 21 \mathrm{pF} ; Q_{r r}=5 \mu \mathrm{C} \\ & \hline \end{aligned}$ |
| Duty cycle | D = 40\% | D = 50\% |
| $V_{i}, f$ | $12 \mathrm{~V}, 25 \mathrm{kHz}$ | 12V, 25 kHz |

## Simulation and Experimental Results in DCM:

The proposed converter operates in DCM by substituting inductance values shown in Table 3. The simulation results in DCM are shown in Figs. (6-8). The voltage of the three inductors achieved to $11 \mathrm{~V}, 30 \mathrm{~V}$, and 27 V , respectively, which is following (6). The voltage of the four capacitors ( $C_{1}, C_{2}, C_{3}, C_{4}$ ) shown in Fig 8 is approximately $48 \mathrm{~V}, 21 \mathrm{~V}, 38 \mathrm{~V}$, and 98 V , respectively, which is confirmed by (6). Diode voltages shown in Fig 8 are 26V, $15 \mathrm{~V}, 41 \mathrm{~V}$, and 42 V , respectively, which is reaffirmed by the theoretical analysis in (6). The experimental results for DCM are provided in Fig 13. The output voltage at $50 \%$ duty cycle is 66.4 Volts, as illustrated in Fig 13(k). It can be noted that the experimental results confirm the simulation results with some small differences due to the presence of parasitic elements.


Fig 13. Experimental waveforms (Voltage) in DCM for; (a) inductor $L_{1}$; (b) inductor $L_{2}$; (c) inductor $L_{3}$; (d) Capacitor $C_{1} ;(\mathrm{e})$ Capacitor $\mathrm{C}_{2}$; (f) Capacitor $\mathrm{C}_{3}$; (g)Diode $D_{1}$; (h) Diode $D_{2}$; (i) Diode $D_{3}$; (j) Diode $D_{4}$; (k) Output.

The efficiency analysis of the converter is shown in Fig. 14, which demonstrates the reduction of efficiency with the enhancement of the duty cycle. This phenomenon can be explained by the fact that current value is augmented as $D$ is enhanced, which yields the minute power loss in the circuit elements.


Fig 14. Efficiency vs. Duty Cycle obtained from the experimental setup.

## Conclusion

In this paper, a new topology for the DC-DC boost converter was designed and analyzed. The voltage lift technique was employed using a single switch to boost the
output voltage. The gain equation indicated that the proposed converter could achieve high voltage gain as compared to other conventional converters, which makes it suitable for high step-up applications such as in photovoltaic systems. The proposed converter can impart a unique role in augmenting the low voltage of solar panels to the required DC bus voltage and the voltage in DC nanogrids. Moreover, current stress on the switch was comparatively low than that of the conventional converters, which justifies the enhancement of the converter's efficiency. The performance of the proposed converter is validated by comparing simulation and experimental results. The efficiency of the proposed converter is high compared to the conventional converters in simulation, and the maximum efficiency of $92.3 \%$ was achieved experimentally at a $30 \%$ duty cycle. Further intensification in the voltage gain can be achieved by consolidating the interleaved topology into the existing topology.

Authors: Shabir Ahmad Lecturer, EEE Department, Islamic University of Technology (IUT), Board Bazar, Dhaka, Bangladesh. Email address: shabirpak@iut-dhaka.edu
(Correspondence) Dr. Golam Sarowar Professor, EEE Department, Islamic University of Technology (IUT), Board Bazar, Dhaka, Bangladesh.
Email: asim@iut-dhaka.edu

## REFERENCES

[1]Forouzesh, M., Shen, Y., Yari, K., Siwakoti, Y.P., Blaabjerg, F., High-efficiency high step-up DC-DCconverter with dual coupled inductors for grid-connected photovoltaic systems. IEEE Trans. Power Electron. Vol.33, no.7, pp. 5967-5982 (2018).
[2]ARARIA, Rabah, et al., Non-Linear Control of DC-DC Converters for Battery Power Management in Electric Vehicle Application.
[3]SURYOATMOJO, Heri, et al. Design of Bidirectional DC-DC Cuk Converter for Testing Characteristics of Lead-Acid Battery.
[4]SanjidaMoury, John Lam, Vineet Srivastava, Ron Church., Anovel multi-input converter using soft- switched singleswitch input modules with integrated power factor correction capabilityfor hybrid renewable energy systems. in Proc. IEEE (APEC),2016, pp. 786-793.
[5]F. M. Shahir, E. Babaei, M. Sabahi, and S. Laali., A new dcdcconverter based on voltage lift technique. International Trans. Elect.Energy Syst., vol. 26, pp. 1260-1286, June 2016.
[6]P. Saadat and K. Abbaszadeh., A single switch high step-up dcdcconverter based on quadratic boost.IEEE Trans. Ind. Electron., inpress.
[7]M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Leman., Step-up dc-dc converters: a comprehensive review of voltage-boostingtechniques, topologies, and applications.IEEE Trans. Power Electron.,vol. 32, no. 12, pp. 9143-9178, Dec. 2017.
[8]W. Qian, D. Cao, J. G. Cintron-Rivera, M. Gebben, D. Wey, and F. Z. Peng., A switched-capacitor DC-DC converter with high voltage gain and reduced component rating and count.IEEE Trans. Ind. Appl., vol. 48, no. 4, pp. 1397-1406, Jul./Aug. 2012.
[9]B. Wu, S. Li, K. M. Smedley, and S. Singer., A family of twoswitchboosting switched-capacitor converters.IEEE Trans. Power Electron.,vol. 30, no. 10, pp. 5413-5424, Oct. 2015.
[10]X. Zhang and T. C. Green., The modular multilevel converter for highstep-up ratio DC-DC conversion.IEEE Trans. Ind. Electron., vol. 62,no. 8, pp. 4925-4936, Aug. 2015.
[11]K. C. Tseng, C. C. Huang, and C. A. Cheng., A high step-up converterwith voltage-multiplier modules for sustainable energy applications. IEEE J. Emerg. Sel. Topics Power Electron., vol. 3, no. 4, pp. 1100-1108, Dec. 2015.
[12]Y. Tang, D. Fu, J. Kan, and T. Wang., Dual switches DC/DC converterwith three-winding-coupled inductor and charge pump.IEEETrans.power Electron., vol. 31, no. 1, pp. 461-469, Jan. 2016.
[13]N. Vazquez, F. Medina, C. Hernandez, J Arau and E. Vazquez., Double tapped-inductor boost converter.IET Power Electron., vol. 8, no. 5,pp. 831-840, 2015.
[14]S. Kouroetal.,Recent advances and industrial applications of multilevelconverters.IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580,Aug. 2010.
[15]X. Zhang and T. C. Green., The modular multilevel converter for highstep-up ratio DC-DC conversion. IEEE Trans. Ind. Electron., vol. 62,no. 8, pp. 4925-4936, Aug. 2015.
[16]F. L. Luo. Luo-converters., voltage lift technique. in Proc. 29th Annu.IEEE Power Electron. Spec. Conf., 1998, vol. 2, pp. 1783-1789.
[17]F. L. Luo. Luo-converters., a series of new DC-DC step-up (boost)conversion circuits. In Proc. $2^{\text {nd }}$ Int. Conf. Power Electron. Drive Syst.,1997, vol. 2, pp. 882-888.
[18]FarzadMohammadzadehShahir,
EbrahimBabaei, MurtazaFarsadi., Extended Topology for Boost DC-DC Converter. IEEE Trans. Power Electron.,vol. 34, no.3,pp. 2375 2384, March 2019.
[19]Ahmad Alzahrani, PouryaShamsi, and Mehdi Ferdowsi., An interleaved non-isolated DC-DC boost converter with diodecapacitor cells. In ICRERA, San Diego, CA, USA, Nov 5-8 2017.
[20]F.M. Shahir, E. Babaei, M. Sabahi, and S. Laali, M., A new dcdc converter based on voltage lift technique. International

Trans. Elec. Energy Syst(ETEP), vol. 26, pp. 1260-1286, June 2016.
[21]Mohamad Reza Banaei, SajadGhabeliSani, Y., Analysis and Implementation of a New SEPIC-Based Single-Switch BuckBoost DC-DC Converter With Continuous Input Current. IEEE Transactions on Power Electronics, Vol. 33, pp. 10317 10325, Issue: 12 , Dec. 2018.
[22]NilanjanTewari, V.T. Sreedevi,, M., A novel single switch dc-dc converter with high voltage gain capability forsolar PV based power generation systems.Solar. Energy Vol. 171, pp. $466-$ 477,1 September 2018.
[23]MahmoodrezaEskandarpourAzizkandi,
FarzadSedaghati, Hossein Shayeghi, M., Design and analysis of a high step-up single-switch coupledinductor DC-DC converter with low-voltage stress on components for PV power application. Int J CircTheorAppl, Vol. 47,issue 7, pp. 1121-1151,12March 2019.
[24]Almalaq, Y.; Matin, M., Three Topologies of a Non-Isolated High Gain Switched-Inductor Switched-Capacitor Step-Up Cuk Converter for Renewable Energy Applications. Electronics 2018, 7, 94.

